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High-performance clocking of IPs, within a skew budget, is becoming difficult in Deep 
Sub-Micron technologies. Therefore, the concept of local islands of independent clocks 
prevails in SoCs, which can communicate using various synchronous and asynchronous 
interfacing methodologies. However, asynchronous methods are inadequately supported 
in the context of conventional synchronous design flows, and are also associated with 
substantial failure rates. By contrast, synchronous interfacing methods often require PLL 
based synchronization, which requires phase correction that consumes useful bandwidth 
and mixed signal components. This work proposes a novel and all digital synchronous 
design method for point-to-point communications, using n interfacing registers and 
locally delayed clocks with phase adjustments. An overall improvement in skew 
tolerance of up to n/2 to n times, compared to conventional designs, is obtained 
depending on the context. This is proven analytically. The modules are assumed to have 
same or integer multiple frequencies. Gate-level simulations are used to validate the 
analytical results. A proof of concept implementation of the proposed design is 
demonstrated using a Virtex-II Pro FPGA from Xilinx. 
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Abstract—High-performance clocking of IPs, within a skew budget, is becoming difficult in Deep 
Sub-Micron technologies. Therefore, the concept of local islands of independent clocks prevails in 
SoCs, which can communicate using various synchronous and asynchronous interfacing 
methodologies. However, asynchronous methods are inadequately supported in the context of 
conventional synchronous design flows, and are also associated with substantial failure rates. By 
contrast, synchronous interfacing methods often require PLL based synchronization, which requires 
phase correction that consumes useful bandwidth and mixed signal components. This work proposes 
a novel and all digital synchronous design method for point-to-point communications, using n 
interfacing registers and locally delayed clocks with phase adjustments. An overall improvement in 
skew tolerance of up to n/2 to n times, compared to conventional designs, is obtained depending on 
the context. This is proven analytically. The modules are assumed to have same or integer multiple 
frequencies. Gate-level simulations are used to validate the analytical results. A proof of concept 
implementation of the proposed design is demonstrated using a Virtex-II Pro FPGA from Xilinx. 
Index Terms — SoC, Multiple Clock Domains, GALS, Synchronizers, Inter-Module Communication 
All Digital Skew Tolerant Synchronous 
Interfacing Methods for High-Performance 
Point-to-Point Communication in DSM SoCs 
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INTRODUCTION 
  The solutions described in this technical report use predictable timing methods to overcome the problem 
of inter-module communication. It follows that if a clean synchronous solution, utilizing apriori timing 
information under a given context, provides an at-par or better performance than more complex or more 
exotic solutions, then it will be better appreciated by industry.  Therefore, the proposed solutions attempt to 
show that synchronous methods, involving locally delayed clocks with phase adjustments using advance 
knowledge of worst timing constraints, are viable and effective solutions for interfacing multiple-clock IP 
modules. These solutions do not require any mixed signal component.  
It is assumed, in this work, that there are at least two IP modules, a sending and a receiving IP module, in 
each system. Sending and receiving modules are referred to as terminating modules in the rest of this paper, 
unless otherwise stated. Terminating modules are supplied with the clock from the same clock source, but 
with a certain phase difference between each other. This phase difference is due to skew in the clock 
distribution network [10][11]. It is further assumed that the maximum skew bound is known. Links in the 
system are assumed to be subject either to positive or negative skew, and the comprehensive mathematical 
treatment is performed on all the possible sub-cases of timing constraints. 
The proposed design leverages wider bus-width (as wires are usually abundant in on-chip systems) to 
alleviate the problems in inter-module communication. In [4], a method is devised to know the locations of 
the terminating modules which experience the most skew in an H-tree CDN (Clock Distribution Network). 
Utilizing the same concept in this work, interfacing registers are introduced between the two modules 
which are assumed to be experiencing the worst skew. The terminating modules work at a higher frequency 
and the interfacing modules run at a slower frequency. By careful adjustment of the interfacing clock 
(slow) phases, and thorough knowledge of maximum skew bound, higher skew tolerance is achieved. 
Based on analytical modeling, simulation results, and practical implementation using a Virtex-II Pro 
Xilinx FPGA board, this paper shows that under certain design constraints, the utilization of synchronous 
interfacing methods leads to a peak-to peak skew tolerance of, depending on the context, up to n/2 to n 
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clock cycles, as compared to the best previously reported result of 2 clock cycles [2] tolerance for a state-
of-the-art asynchronous FIFO based design. Hardware overhead (as with any interfacing mechanism) and 
latency are subject to trade offs with this design. A special case of inter-module IP communication is also 
suggested where IP modules work at frequencies related by integer multiple. Analytical comparison with 
conventional synchronous designs shows that the suggested solution tolerates up to n/2 to n times more 
skew, where n is the number of interfacing registers in one stage. Simulation results validate these novel 
analytical findings, and a prototype implementation further confirms the viability of the proposed design. 
The rest of this report is organized as follows: Section II states some related work, section III explains 
the concept of wider bus width; Section IV presents a mathematical analysis the proposed interfacing 
method, three different cases are discussed; Section V discusses simulation setup and results as well as a 
comparison with conventional synchronous designs; Section VI explains the prototype implementation 
using Virtex-II Pro FPGA from Xilinx; Section VII compares the proposed design with state-of-the-art 
interfacing mechanisms; and Section VIII concludes the paper. 
I. RELATED WORK 
Fig. 1 shows different possible implementations of inter-module communication. It suggests that SoCs 
with Multiple Clock Domains (MCD) can be classified into four main classes: point-to-point 
communication [3][13][14][15]16], point-to-multipoint communication [17], Bus and NOC based 
[18][19][20][21] design schemes. Circuit designers put a special emphasis on a good point-to-point 
communication method. Indeed, if a point-to-point communication method is broad enough to encompass 
all possible variations under different timing constraints, or can at least suggest a good solution under a 
given set of conditions, then it should lead to a better overall system architecture. Therefore, this work is 
directed towards proposing new and improved methods for point-to-point communication. 
Several methods have already been suggested in the literature to ease the communication among multi-
clocked IPs communicating using a point-to-point method. It can be seen in Fig. 1 that some of the state-of-
the-art solutions follow a synchronous design style for IP communication, while other designers seek 
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solutions in asynchronous or partially synchronous and partially asynchronous, such as GALS, design 
methods. Most of these asynchronous solutions can be broadly divided into two main categories: Pausible 
clocking [3][13]-[16], and self-timed FIFO-based [2][3][22] designs. Pausible clocking provides a MTBF 
(Mean Time Between Failures) free communication method between two different clock domains, but it 
requires separate clock-generating and arbitration/control mechanisms for each clock domain. Furthermore, 
it has problems associated with clock jitter, throughput, and clock-overrun issues [2][5]. FIFO-based design 
techniques are free from most of the hardware and clocking issues. But these designs have MTBF problems 
[2]. In addition, the introduction of asynchronous circuit elements within synchronous designs affects the 
design uniformity, which, in turn, adversely affects the optimality of the design.  
 Fig. 1 further shows that synchronous solutions have their own three sub-categories, when the modules 
are working at the same/similar frequencies. These sub-categories are plesiochronous, mesochronous, and a 
class of systems where the maximum possible phase offset is known.  Plesiochronous schemes are usually 
found in telecommunication systems, where the two interacting modules typically have independent clocks 
generated from separate crystal oscillators. Such a scenario is not likely to be present in on-chip or even in 
on-board systems [6]. Therefore plesiochronous systems are not discussed further.  Mesochronous 
synchronization solutions [23][24] are the most established synchronous design methods for on chip 
communication among modules that have the same frequency, but different phases. Mesochronous designs 
require some synchronizing schemes that are implemented by PLL and/or phase detection circuits [23][24]. 
Furthermore, these solutions require re-synchronization after every ‘suitable’ amount of time [24], which 
reduces the effective bandwidth of the system.  In the third category, in which the maximum phase offset is 
known, synchronization is conventionally resolved by using the mesochronous synchronizing techniques 
such as the Self-Test Self-Synchronizing (STSS) method [23] or the Globally Updated Mesochronous 
(GUM) method [24]. In this work, it is shown that such systems can be treated differently compared to 
mesochronous designs. One of the solutions proposed in this paper, discussed in section III-A, addresses 
this category and provides a robust and efficient means of communication. This solution exploits the fact 
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that in most of the on-chip systems, the worst case timing constraints are known in advance. Hence, it 
avoids the conventional PLL based synchronization methods, yet achieves very high performance and 
desirable skew tolerance.  
 Another branch of synchronous methods, shown in Fig. 1, consists of solutions for the case when the 
interacting modules are working at different frequencies. The sub-categories are divided on the basis of the 
frequency ratio between the communicating modules, which may be an integer, fractional or arbitrary 
rational number. DDS, Direct Digital Synthesis [25] is a popular synchronizing method for communicating 
among the modules having fractional frequency ratio. But due to its dependency on analog components, 
DDS has limitations with the maximum attainable frequency. Furthermore, DDS is unable to generate 
rational number frequencies if the denominator cannot be expressed by 2n, where n is an integer [26]. 
Calbaza et al. have proposed a solution, called DDPS (Direct Digital Period Synthesis) [27], for 
communicating at fractional frequency ratio by using only digital logic. Boyer et al. used a similar concept 
to produce variable speed processors [28]. Even though DDPS and VPCS provide flexibility in clock 
multiplication, their control signals require a separate frequency phase detector and low pass filter [29]. 
The third sub-category, for interacting modules working at different frequencies, is when the frequency 
ratio is exactly an integer. DDPS and VPCS can generate the required clocks, but producing clocks related 
by fractional frequency ratios remains a challenge.  
 A further subdivision of synchronous methods is performed on the knowledge of maximum phase offset, 
Fig. 1. This is based on the fact that maximum clock phase offset between the clock inputs of the two IPs 
may change, but the worst case (or maximum) phase offset (skew) can be accurately estimated. Based on 
this knowledge [Svensson et al.] a FIFO based methodology (without the need of synchronizer) is 
introduced. In this methodology the clock signal from the sender end is sent to the receiver, called as strobe 
signal, along with the data. Data is latched as and when data arrives by the strobe signal and the receiver 
clock that latches the data from a particular clock is delayed enough so that it tolerates maximum skew in 
the system. Such designs require stringent matching delay property between data and clock [Nguven et al.]. 
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However this design methodology tolerates large skew but the maximum attainable frequency for the 
terminating modules is a function of skew. Hence the maximum attainable frequency by the processing 
elements or any other IPs is still dependent on the skew magnitude.  
II. CONCEPT OF WIDER BUS WIDTH 
 
It is known that synchronous systems, in certain regions of their Clock Distribution Network (CDN), 
experience more skew than in others [9] [4]. In [4], a methodology is devised to split the CDN, after 
identifying the regions most affected by skew. It is also proven that with the introduction of an interfacing 
mechanism between two split regions, higher system operating frequency can be achieved [4]. Keeping in 
mind the same splitting mechanism, an all digital synchronous interfacing method is introduced in this 
section, as shown in Fig. 2. This method provides a point-to-point communication without the need of any 
asynchronous or mixed signal design. In Fig. 2, two mutually asynchronous IPs are shown. These IPs are 
running at frequencies FS (sender frequency) and FR (receiver frequency). Consequently, the time periods 
of the sender and receiver modules are denoted by T1=1/FS and T2 = 1/FR, respectively. According to the 
assumptions stated in section I, FS and FR are sourced with the same clock, but may vary in phases. In a 
conventional design strategy, clock frequency is usually limited due to the skew between the 
communicating modules. In order to tolerate skew limits, and achieve higher frequency for communicating 
modules, interfacing modules are introduced.   In Fig. 2, the intermediate modules, in the middle, are the 
interfacing registers. 
It is assumed, as generally is the case, that each terminating module can individually (when isolated) run 
at a faster rate, compared to the fastest rate at which mutually asynchronous terminating modules may 
communicate with each other.   
The proposed solution conceals the skew limitation from the terminating modules through the 
introduction of interfacing registers, which run at a slower frequency as compared to the fastest clock 
frequency of any terminating module within the system. Each bank of interfacing registers is represented as 
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a stage. Therefore, in Fig. 2, interfacing registers 1 to m on the left side belong to stage I, and interfacing 
registers 1 to n on the right side belong to stage II. This general formulation can represent cases where m 
and n are related by a fractional ratio. A simpler situation would be the case where that ratio or its inverse 
is an integer. For example if m=2n, the sender would operate at twice the speed of the receiver. However, 
in the sequel, we will first focus on the situation where m=n and then generalize to integer ratios. Means to 
support fractional ratios are not investigated further in this paper. 
Assume that skew limits the sender and receiver interfacing registers to run at frequencies of fS_int and 
fR_int, respectively. In the proposed method, each interfacing register can be clocked at a moment 
appropriate for that register according to the sending and receiving clocks (delayed version of respective 
clocks are used). Thus no data is lost in the interfacing process. A proposed phase adjustment mechanism 
of delayed clocks is described in Section III. In order to make the data path transparent to the terminating 
modules, the designer only has to decide on the number of interfacing registers. This number can be 
determined using Eq. (1) that expresses the fact that the sustained bandwidth of all stages of the interface 
must be the same,  
(1)                            WFnf W mfWWF RRR_intR_intS_intS_intSS ===  
In this expression, WS_int and WR_int, denote the interfacing bus widths for the sending and receiving ends 
respectively, while WS and WR stand for the bus width of the sending and receiving (terminating) modules, 
In general, the width WS and WS_int can be different as well as WR can be different from WR_int.  
The case where all stages of the interface work at the same frequency is analyzed in Section III-A, 
whereas the case when sending and receiving modules are working at different frequencies, FS > FR, is 
considered in Section III-B. The register arrangement for such a case is shown in Fig. 2b. If we have WS = 
WS_int,   FS is slower than FR and their ratio is n, as explored in Section III-C, then (1) can simplified to 
obtain (2),  when it is further assumed that FS = fS_int    
n  FS  WS = n  WR_int  fR_int = FR  WR  (2) 
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III. ANALYSIS OF THE PROPOSED INTERFACING METHOD  
A. Interfacing two synchronous modules communicating at the same frequency 
 Assume FS = FR, WS = WR and WS_int = WR_int in (1). Accordingly, fS_int = fR_int and m = n. Fig. 3a 
shows a practical implementation of such a design. Ideally, as will be shown, it allows a throughput that is 
up to n times higher than a conventional design, under a given skew constraint. Here n is also the number 
of interfacing registers in each stage. 
Referring to Fig. 3a, the interface has two clock inputs, sender clock (CLK1) and receiver clock (CLK2). 
For analysis purposes, the interface can be divided into three regions. Let these regions be denoted as A, B 
and C, as shown in Fig. 3a. Region A consists of the sender module (IP TX), and n Ist stage interfacing 
registers that are clocked by a state machine. These n sending end registers are labeled SR0 to SR(n–1) are 
clocked by the Sender State Machine outputs, labeled SSMCLK0 to SSMCLK(n–1). All registers in region 
A are clocked, directly or using the sender state machine outputs, derived from the sender clock (CLK1). 
Region B comprises 2n interfacing registers; n from each of the 2 stages. First stage registers on the left 
side overlap with region A, and second stage registers on the right side overlap with region C. Region C 
consists of all the modules that are driven by the receiver clock (CLK2) or its derivatives. This includes n 
second stage interfacing registers that overlap with region B, the receiver module, a state machine, and the 
multiplexer. The n second stage receiver end interfacing registers are labeled as RR0 to RR(n–1). Each of 
these registers is clocked by the shifted outputs of the receiver state machine labeled RSMCLK(0) to 
RSMCLK(n–1). Notice the shifts of indices between the first and second stages. This is further explained 
later.  
1) Preliminaries 
This section elaborates some of the preliminaries required to better understand the timing constraints of 
the proposed and conventional designs. For simplicity and without loss of generality, it is assumed that the 
setup time (tSU), hold time (thold), and clock to Q (tcq) delay of all the registers in the system, are equal. It is 
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further assumed that the maximum skew bound is known. Skew or phase discrepancy between the two 
clock phases are represented by tsk, and the maximum possible drift (jitter) on each side of the nominal 
edge of the clock is denoted tj. The skew is assumed to be random but fixed (or changing very slowly) 
while the drift or jitter component may change rapidly or very rapidly.  Therefore, the maximum possible 
deviation between the two clock domains, due to jitter, is 2tj.  
It was stated earlier that region A of Fig. 3a is clocked by CLK1, having time period T1=1/FS, and region 
C of Fig. 3a is clocked by CLK2, having time period T2 = 1/FR. Remember that in this first considered case 
FS = FR, so this leads to T1 = T2. Furthermore, as fS_int = fR_int, in the rest of this section, interfacing module 
frequencies are denoted as fint. As all the modules in region A are clocked by signals derived from the same 
clock source, therefore, timing constraints in region A of Fig. 3a are deterministic. The same is true of 
modules in region C. By contrast, region B of Fig. 3a is the most uncertain region of this design, as it 
combines the two clocks with an unknown phase difference. In such circumstances, there are two kinds of 
uncertainties to address, namely, the magnitude of the clock phase difference or skew (tSK), and the skew 
orientation, i.e. whether the skew is positive or negative. In order to tolerate the skew, the proposed design 
introduces two sets of interfacing registers, sender registers (SR(x)) and receiver registers (RR(x)), as 
shown in Fig. 3a. These interfacing registers are clocked by different phases of the clock, for example 
SR(0) is clocked by SSMCLK0 and RR(0) is clocked by RSMCLK(n/2). So each pair of communicating 
interfacing registers nominally receives clocks separated by a delay of (n/2)T1. This phase adjustment 
allows almost the same relaxation to both the setup and the hold time constraints. This in turn made the 
design equally tolerant to both orientations of the skew.  
Fig. 3b shows the expected waveform of the proposed design, where the top wave is the sending IP (TX) 
clock, denoted CLK1. The next three waveforms correspond to Sender State Machine clocks, denoted 
SSMCLK(x), where x is an integer number from 0 to n–1 and which represents the clock phase. Similarly, 
the next (5th) waveform represents the receiving IP RX clock, denoted CLK2. The last three waveforms 
belong to the Receiver State Machine, denoted RSMCLK(x). The numbers below the CLK1 and CLK2 
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waveforms, in Fig. 3b, indicate the clock sequence number. The time period of the two state machine 
clocks, SSMCLK(x) and RSMCLK(x) is T, which is nT1, with the interfacing frequency fint = 1/(nT1). This 
in turn implies that the terminating modules at both ends are running at frequency nfint, as shown in Fig. 3a. 
It can further be noticed that any two successive interfacing registers in region A and in region C 
respectively, RR0 and RR1 for example (or SR0 and SR1), receive clock signals separated by a T1 time 
interval (or T2 as T1 = T2). Moreover, in Fig. 3b, tSK represents a negative skew between CLK1 and CLK2. 
Generally, the skew is defined as the time difference between the nominal edges of the sending and 
receiving clocks, further discussion on the skew orientation is deferred to subsequent sub-sections. The 
three arrows linking the rising edges represent the expected drift (jitter) in the clock. Arcs X, Y and Z relate 
to one complete data-path from the sender module to the receiver module. Sender and receiver module are 
shown as IP TX and IP RX in Fig. 3a, respectively. In order to better understand the proposed solution and 
its advantages, the following mathematical analysis is performed. As a first step in the analysis, the 
following inequalities for the different regions shown in Fig. 3a are obtained. In the following analysis it is 
observed that sender and receiver state machines are identical in their operations. In the implementation 
reported in section IV the state machine is implemented as a one hot counter. Thus these state machines 
produce output phases with some delay with respect to their respective clocks (CLK1 and CLK2).  
Nominally, these delays are equal and are denoted tSM. Region A can operate according to one of the 
following two sets of timing constraints,  the first set assumes one sender clock cycle (CLK1) latency, 
while the second set assumes zero clock cycle latency from the sender module (IP TX) to the first stage of 
the interfacing register, SR(x), 
tcq  + tSU < T1 + tSM (3)  & tcq > thold + tSM     (4) 
or 
tcq  + tSU <tSM (3a)  &  T1> tSM + thold –  tcq   (4a) 
where, all the timing parameters in the above inequalities correspond to Fig. 3a. tcq represent clock to Q 
delay of register IPTX. tSU  and thold are the setup and hold time of SR(x) registers, T1 is the time period of 
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CLK1 and tSM is the delay in producing the output phases of the sender state machine. 
In region C of Fig. 3a, getting zero cycle latency between RR(x) and IP RX is not realistic. Indeed, the 
output signals from RR(x) go to IP RX through a large Multiplexer and the RR(x) registers are clocked by 
control signals arriving a tSM delay after IP RX receives its clock. Thus we only derive equations for one 
cycle latency in Region C, which leads to inequalities (5) and (6): 
 max(tSM + tMUX_D + tcq + tSU, tSEL + tMUX_S + tSU) < T1   (5)  
max(tSM + tcq + tMUX_D, tSEL + tMUX_S)  > thold    (6) 
where in the above inequalities,  tMUX_D is the delay of  the multiplexer from the data input to output, and 
tMUX_S is the multiplexer delay from the selector signal to the output. tSEL is the delay of the selector signal 
for the multiplexer, which is implemented as a counter. tSM is control logic delay of the receiver state 
machine, tcq is the clock to Q delay of the RR(x) registers, tSU and thold are the setup and hold time of IP RX 
register. 
2) Timing constraint in a conventional design, similar to region B 
As explained earlier, analysis for region B is the most critical as it involves two different clocks which 
feature some phase difference. In order to better illustrate the timing constraint in this region, first an 
analysis assuming a conventional design is performed. Foundations of this analysis can be found in the 
literature [6][11], but the complete set of constraints devised in this analysis are either implicit or not 
explained in other references. For example, the introduction of delay insertion, as denoted by Δ in the 
following analysis, and its upper and lower limits are usually not discussed in the literature. Also, the 
notations vary in different references. Hence, it is hard to avoid ambiguity while analyzing the complete set 
of equations of the proposed designs (developed in section III-A-3) with the equations provided in different 
references. Moreover, the following analysis allows establishing the notation in a complete self contained 
derivation, and leverages as a basis to obtain timing constraint relation of the proposed schemes.  
Hardware implementation of a conventional design is shown in Fig. 4a. CON_CLK1 and CON_CLK2, in 
Fig. 4a, are derived from the same clock tree network. CON_CLK1 has the time period of T1 same as 
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CLK1 in Fig. 3a. Similarly CON_CLK2 has the same time period T2 as CLK2 in Fig.3a.  
Due to the non-idealities in the clock tree network, as stated earlier, there may be some phase 
discrepancies between the CON_CLK1 and CON_CLK2. There are two possible cases either CON_CLK2 
clocks IP RX, in Fig. 4a, arrives before CON_CLK1 clocks IP RX or after. Depending on the direction of 
data flow, these phase discrepancies are treated differently. 
The two terminating modules in Fig. 4a, IP TX and IP RX, may act as a sender or receiver at a time. If IP 
TX is the sending module and IP RX is the receiver module and CON_CLK2 clocks IP RX, in Fig. 4a, after 
CON_CLK1 clocks IP RX, then such a phase discrepancy is called positive skew, tsk+. Similarly, if 
CON_CLK2 clocks IP RX, in Fig. 4a, before CON_CLK1 clocks IP RX, then the phase discrepancy is 
called negative skew, tsk–. The expected waveforms for tsk+ and tsk– are shown in Fig. 4b. and Fig. 4c, 
respectively. In these figures, it is assumed that the two modules of this conventional design are 
communicating with a latency of one clock cycle. 
 To generalize the analysis, the phase discrepancy between the two clock modules in Fig. 4a can always 
be represented as tsk defined as follows 
tsk = tsk+ – tsk–   (7) 
where tsk = tsk+ when tsk > 0  
and tsk = – tsk– when tsk < 0   
 In a system subject to phase discrepancy, setup time and hold time constraints of the registers require 
further careful analysis. These timing constraints are treated one by one in the following analysis. In all of 
the subsequent analysis, the latency is assumed to be of one clock cycle, unless otherwise stated. The 
following inequality shows how the setup time affects the time period of CON_CLK1 of IP TX as shown in 
Fig. 4a. Provided the data is traversing between IP TX and IP RX, irrespective of the sign of the skew, the 
setup time constraint can be expressed as follows,  
T1 + tsk > tcq  + 2tj  + tSU  (8) 
where, T1 is the time period of CON_CLK1 and CON_CLK2, tcq is the clock to Q delay for the IP TX and 
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tSU is the setup time for IP RX. The term 2tj, in the above inequality (8), shows the worst case, i.e. 
CON_CLK2 rises tj duration before the nominal edge, and CON_CLK1 rises tj duration after the nominal 
edge. The above inequality shows that if tsk > 0, i.e. there is a positive skew (tsk+), then it is advantageous to 
the system as a shorter T1 can be acceptable, this is mathematically shown in inequality (9). Likewise, when 
tsk < 0 in inequality (8), i.e. there is a negative skew (tsk–), then T1 becomes longer and in turn, it makes the 
system slower, this is illustrated by inequality (10).  
T1  > tcq + 2tj + tSU – tsk+ ( tsk > 0, waveform shown in Fig. 4b) (9) 
T1  > tcq + 2tj + tSU  + tsk– ( tsk < 0, waveform shown in Fig. 4c) (10) 
The following analysis considers the other timing-constraint with respect to the hold time. 
Conventionally, the hold time violation for the design shown in Fig. 4a can be avoided if inequality (11) 
holds, with the same assumption that data is traversing from IP TX to IP RX,  
tcq  > tsk + 2tj + thold  (11) 
where, tcq is the clock to Q delay for IP TX, and thold is the hold time for IP RX. Again 2tj is associated with 
the worst case assumption that CON_CLK1 rises tj duration before the nominal edge and CON_CLK2 rises 
tj after the nominal edge. Mathematically, utilizing inequality (11), hold time constraints for the two 
possible cases of skew can be written as follows,  
tcq  > tsk+ + 2tj + thold  (tsk > 0, waveform shown in Fig. 4b) (12) 
tcq  > – tsk– + 2tj + thold  (tsk < 0, waveform shown in  Fig. 4c) (13) 
If clock to Q delay of IP TX does not meet the requirements of the hold time constraints in the above 
inequalities, then additional delay insertion, Δ, is required to cope with the phase discrepancy, tsk. Hence 
the above inequalities are modified as follows,  
tcq +Δ  > tsk+ + 2tj + thold  (tsk > 0, waveform shown in Fig. 4b) (14) 
tcq  +Δ  > – tsk– + 2tj + thold  (tsk < 0, waveform shown in  Fig. 4c) (15) 
The insertion of delay, Δ, is not limited to cope with phase discrepancy alone. In DSM processing 
technologies, due to long interconnects between interfacing modules, additional buffers are inserted in the 
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interconnects, which in turn increases the phase discrepancy between the two modules, Δ is used to manage 
such problems as well.  
However, insertion of delays has its limitations. For example for a system with maximum latency of one 
clock cycle, the delay should be inserted in such a manner that it does not affect the subsequent clock 
cycles. Such a limitation can be avoided by observing the following constraint:  
t cq + ∆ <  T1 – 2t j  – thold + tsk  
 ∆ < T1+ tsk – 2t j – tSU  – t cq (16) 
where, tcq is the clock to Q delay of IP TX, tSU is the setup time of the IP RX, and 2tj shows the worst case 
timing jitter. 
Relations (7) to (16) are general guidelines for the timing constraints of conventional designs. Depending 
upon the context of the system, different set of relations is valid. Following, different contexts are 
discussed, it is assumed that all the systems use different forward and backward channels to pass the data. 
System is only subjected to unidirectional communication with positive skew, i.e. tsk > 0 or tsk = tsk+. 
In such systems, inequality (9), holds for setup time constraint and inequalities (12) and (14) holds for hold 
time constraint. Inequality (14) and (16) leads to the following relationship for the delay insertion, 
tsk+ + 2tj + thold –  tcq < ∆ <   T1 + tsk+– 2t j – tSU – t cq (17) 
System is only subject to unidirectional communication with negative skew, i.e. tsk < 0  or tsk = –tsk–.   
Here, inequality (10) defines the setup time limit and inequality (13) is valid for hold time constraint.  As 
the only possible orientation of skew is negative, therefore, there is no requirement of any delay insertion. 
 System is subject to bi-oriented (bi-directional) skew, the maximum value of tsk+ and tsk– is known. 
When the system communicates in either direction then skew orientation has converse relationship for each 
pair of communication. So under this context, the designer has to choose the worst case design 
consideration. This leads to the choice of following worst case inequalities. Inequality (10) is valid for the 
worst case setup time constraint, hence indicates the most restricted limit on time period, T1. Similarly, 
inequality (12) is valid for the worst case hold time constraint when no delay is inserted. Inequality (17) 
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leads to the worst case relation for the magnitude of delay insertion.  
 System is subject to bi-oriented (bi-directional) unknown skew orientation, the maximum value of 
tsk+ and tsk– is known. This is a context in which the digital system designer is provided only with the 
maximum phase discrepancy and no knowledge of skew orientation. In such a case, the choice of the 
magnitude of the inserted Δ delay is of real importance. Indeed, increasing the magnitude of Δ is 
advantageous for one skew orientation (tsk+), but concurrently it is disadvantageous for the other skew 
orientation (tsk–). The value of Δ is obtained using following set of rules. Firstly, the minimum value of Δ is 
obtained using inequality (14). Secondly, this minimum value of Δ is checked for the maximum bound 
using inequality (16) for the negative skew. These two steps can be summarized mathematically as follows, 
where tsk on either side of the relation has the same magnitude but differs in their orientation for a given 
context of communication, 
 tsk+ + 2tj + thold – tcq < ∆ <  T1 – tsk– – 2t j – tSU – t cq (18) 
Finally, the setup time constraint is checked for this minimum value of Δ using inequality (10-A), which in 
turn advise the designer about any requirement for incrementing the time period T1 to accommodate the 
given tsk. Inequality (10-A) is a modified form of inequality (10) as shown below, 
T1  > tcq +  Δ  + 2tj  + tSU  + tsk– (10-A) 
3) Timing Analysis in region B of the Proposed Design 
In the above inequalities (9) and (10), and later from inequalities (16) to (18), it is shown that in 
conventional designs, the skew tolerance is proportional to the time period of the clock, which is denoted 
by T1 in the above relations. In the proposed design, this limit on skew tolerance is relaxed by introducing a 
suitable number of interfacing registers activated by a version of the clock with an appropriate phase. The 
resulting skew tolerance becomes proportional to an integer multiple of T1. This integer number may range 
from, depending upon the skew conditions,  the total number of interfacing registers n to half of the number 
of interfacing registers n/2 (assuming n is even, this assumption can be relaxed at the expense of more 
elaborate analysis).  
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In the rest of this section, a timing analysis of the proposed design is performed that encompasses several 
possible design variations. Fig. 3b shows the expected waveform of the proposed design. To simplify the 
following derivations, it is assumed, that the number of interfacing registers in each stage is even.  All the 
interfacing registers, SR(x) or RR(x) in Fig. 3a, are clocked once, in a successive manner by the 
SSMCLK(x) or RSMCLK(x) signal, within duration of nT1. At time nT1, the state machine sends out the 
reference signal again, and the cycle repeats itself.  
To exploit the benefit of interfacing registers, clocking order of sending and receiving registers are kept 
different, as shown in Fig. 3. For example, the SR1 interfacing register at the sender end or Ist stage is 
clocked by SSMCLK1. SR1 is connected with RR1 at the receiving end or IInd stage of interfacing registers 
and it is clocked by RSMCLK((n/2)+1), where n is an even number, as stated earlier. Therefore, a phase 
difference of n/2T1 is created between the SR(x) and RR(x). This in turn makes the digital system more 
tolerant to the phase discrepancy, while trading off a latency of n/2 times the shorter clock period, T1. 
Arcs X, Y, and Z in Fig. 3b illustrate the propagation of Data ‘A’. Initially, Data ‘A’ transfer is initiated 
by sender clock CLK1 on the sender register, IP TX. Arc X shows that Data ‘A’ is clocked by SSMCLK1 
at the sender end interfacing register, SR1. Arc Y shows the data path between the interfacing registers of 
stage I (sending end), SR1 in this case, and stage II (receiving end), RR1 in this case. This arc also shows 
that the RR1 interfacing register, is clocked by RSMCLK(n/2+1). Arc Z shows the data path between the 
RR1 interfacing register and the receiver register, IP RX. The receiver end register, IP RX, safely receives 
Data ‘A’ at the n/2+2 clock edge, as shown in Fig. 3b. 
In order to understand the effect of setup and hold time constraints on time period and delay insertion 
requirements in the proposed design, an analysis is performed in line with the conventional design analysis, 
carried out in section III-A-1. Fig. 3b shows the expected waveform of the proposed design when the 
system has zero skew, tsk = 0. For illustration purposes signals associated with arc X and arc Y are drawn 
separately in Fig. 4d.  Arcs X and Y show that the data going from IP TX to IP RX. If the rising edge of the 
signal RSMCLK(n/2+1) shifts towards left from the position shown in Fig. 4d, then it indicates a negative 
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skew between CLK1 and CLK2, and the converse shift indicates positive skew between CLK1 and CLK2. 
As described earlier, tsk < 0 is a negative skew and tsk > 0 is a positive skew.  
In order to avoid any data loss, phase discrepancy, tsk, has to be within one large clock period, nT1. As 
the RSMCLK(x) is (n/2)T1 apart from SSMCLK(x) at tsk = 0, therefore timing constraints of such designs 
can be split into two cases. The following discussion first neglects set up and hold time which will be 
considered later. Let us first consider the case where |tsk|< (n/2)T1, with reference to Fig. 4d, in this case the 
data sent on the ‘First’ rising edge of SSMCLK1 signal has to be latched by ‘First’ rising edge of 
RSMCLK(n/2+1). For this case, the latency in terms of the slow (nT1) clock period is zero. Other cases 
considered are when (n/2)T1 < |tsk| < nT1. Of course, here timing relations of the two interfacing registers 
depends upon the skew orientation. For positive skew, the first rising edge of RSMCLK(n/2+1) moves 
towards right and shifts beyond the boundary point C shown in Fig. 4d. So the data from the ‘First’ rising 
edge of SSMCLK1 is latched beyond boundary point C by the ‘First’ following rising edge of 
RSMCLK(n/2+1). For negative skew, the ‘First’ rising edge of RSMCLK(n/2+1) move towards left with 
respect to the  position shown in Fig. 4d and shifts beyond the boundary point A. Therefore, the data sent 
by the ‘First’ rising edge of SSMCLK1 is latched by following rising edge of RSMCLK(n/2+1), which is 
one cycle later, with the system exhibiting a one nT1 cycle latency. Off course, this ‘Second’ rising edge of 
RSMCLK(n/2+1) is a nT1 duration away from the ‘First’ nominal rising edge of RSMCLK(n/2+1).  
For the first case, when |tsk| < (n/2)T1, setup timing constraints of the proposed design are modeled by 
the following inequality, (see inequality(8) where T1 has been replaced by n/2T1), 
(n/2) T1 + tsk > tcq + tSU + 2tj (19) 
where tcq is clock to Q delay of the SR1 register in Fig. 3a, and tSU is the set up time of the RR1 register. 2tj 
is the worst case jitter time duration. This indicates that the clock edge defining the data path that arrives 
first rises tj before its nominal time, while the clock edge that arrives second, due to phase discrepancy, 
rises tj after its nominal time. Inequality (19) can be written as follows for the two different skew 
orientations, similar to inequality (9) and (10),  
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(n/2) T1  > tcq + tSU + 2tj –  tsk+ (for tsk > 0) (20) 
(n/2) T1  > tcq + tSU + 2tj + tsk– (for tsk < 0) (21) 
For the second case, when (n/2)T1 < |tsk| < nT1, then the setup time constraint leads to the following 
generalized inequality, which is independent of skew orientation, with the assumption that latency is one 
clock cycle in terms of the slow clock period and tsk may have either orientation,  
nT1 + tsk > tcq + tSU + 2tj (22) 
where, the definition of  tcq, tSU and 2tj are the same as in inequality (19).  In this case tsk may be formulated 
as follows, 
|tsk| = (n/2)T1 + δ  (23) 
where, δ shows the portion of tsk which is more than (n/2)T1. Substituting (23) into (22), 
nT1 + [δ + (n/2)T1] > tcq + tSU + 2tj (24) 
This inequality can be written as follows when tsk > 0, 
(3/2)nT1  > tcq + tSU + 2tj – δ  (25) (for tsk > 0) 
In inequality (25), tcq represents the clock to Q delay of the first rising edge of SSMCLK1, shown in Fig. 
4d, while tSU is the setup time of ‘First’ rising edge of RSMCLK(n/2 +1), shown in Fig. 4d. When 
|tsk|>n/2T1, RSMCLK(n/2+1) shifts to the right beyond the boundary point C, shown in Fig. 4d, and this 
may cause an ambiguity condition with respect to latching data with the first or the second rising edge of 
SSMCLK1. This possible system malfunction is always avoided in worst case designs, because the worst 
case setup timing constraint condition takes care of this ambiguity condition. This condition is derived by 
rewriting inequality (24) for tsk< 0 as follows, 
nT1  > tcq + tSU + 2tj + δ  (26) (for tsk < 0) 
In inequality (26) definitions of tcq and 2tj are same as above. But tSU is the setup time of the second 
rising edge of RSMCLK(n/2+1). This edge may be visualized in Fig. 4d when RSMCLK(n/2+1) is 
considered to have moved towards left farther than n/2T1. At this instant the next rising edge of 
RSMCLK(n/2+1) not shown in Fig. 4d appears before boundary point C.  
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In the same way as inequalities for setup time constraints are obtained, the hold time constraint is also 
divided into two cases. When |tsk| < (n/2)T1, the latency in terms of slow clock period is zero clock cycle, 
hence there is no possibility of hold time violation. For the second case, when (n/2)T1 < |tsk| < nT1, 
following inequality holds (similar to inequality (11), with the addition of Δ (which can be equated to 0 if 
no delay insertion is required) to generalize the inequality, and n/2T1 because (n/2)T1 < |tsk| < nT1),  
n/2 T1 + tcq + Δ > tsk + thold + 2tj (27) 
 In inequality (27), tcq belongs to the clock to Q delay of SR1, while thold is the hold time of the RR1. For 
positive skew tsk > 0, the inequality (27) can be written as follows, 
n/2 T1 + tcq + Δ > tsk+ + thold + 2tj (28) (for tsk > 0),  
substituting (23) into (28) leads to (29) which is same as inequality (14), where tsk+ is replaced by δ, 
tcq + Δ > δ + thold + 2tj (29) 
here, tcq is with respect to the ‘Second’ rising edge of SSMCLK1 in Fig. 4d. thold is the hold time of the 
RR1, when the ‘First’ rising edge of RSMCLK(n/2+1) has moved further right  to the ‘Second’ rising edge 
of  SSMCLK1, i.e. beyond the boundary point C in Fig. 4d. The definition of 2tj remains the same. This 
inequality solves the problem associated with the ambiguity conditions as well.  
Likewise, for negative skew, tsk< 0, the inequality (27) becomes, 
n/2 T1 + tcq + Δ > – tsk– + thold + 2tj (30) (for tsk < 0) 
substituting (23) into (30), and knowing that the RSMCLK(n/2+1) signal repeats itself after nT1 duration, 
the above inequality can be written as inequality (31), which is similar to inequality (15), where –tsk–is 
replaced by  –δ,  
tcq + Δ > – δ + thold + 2tj (31) 
here, tcq is the clock to Q delay of the Second rising edge of SSMCLK1 in Fig. 4d. While thold is with 
respect to the second rising edge of RSMCLK(n/2+1). This edge may be imagined to appear from the 
shown hypothetical point C in Fig. 4d and move towards left with the increment of δ.  2tj still has the same 
definition. 
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 In order to maintain the maximum latency of one clock cycle, there is an upper limit on delay insertion 
The following inequality shows the maximum value of this delay insertion,  
tcq +  Δ < n/2 T1  + thold – 2tj  
Δ < n/2 T1 + thold – 2tj – tcq  (32) (for |tsk|> n/2T1) 
where tcq is the clock to Q delay of SR1 with respect to Second rising edge of SSMCLK1 in Fig. 4d,  and 
similarly thold is the hold time for the RR1 register. The 2tj term reflects the case where the rising edge of 
SSMCLK1 is tj after its nominal time while the clock edge of RSMCLK is tj before its nominal time. 
 In DSM processing technologies due to long interconnects between interfacing modules, additional 
buffers are inserted in the interconnects, which in turn increases the phase discrepancy between the two 
modules more than the maximum |tsk| specified in the analysis by the relation (n/2)T1 < |tsk| < nT1. The 
proposed design may be extended to support such interconnect delays by leveraging wave pipelining 
concept to achieve high performance, but it is beyond the scope of this paper. 
In line with the conventional design analysis performed in sectionIII-A-2, the same contexts are 
investigated here. So that a performance comparison can be made between the conventional design and the 
proposed design. These investigated contexts are as follows,  
 System only subject to unidirectional communication with positive skew, i.e. tsk > 0  or tsk = tsk+. In 
such systems, inequality (20) holds for setup time constraint when tsk < (n/2) T1. When tsk > (n/2)T1, then 
inequality (25) follows the setup time constraint. Similarly, inequalities (28) and (29) set a limit for hold 
time constraint (hold time constraint is only valid for tsk > (n/2)T1, as explained in section III-A-2). The 
delay insertion limit is obtained from inequalities (29) and (32),  
δ + thold + 2tj  – tcq < ∆ < n/2 T1  + thold  –  2tj – tcq (33) 
System only subject to unidirectional communication with negative skew, i.e. tsk < 0  or tsk = –tsk–.  
Here, inequality (21) defines the setup time constraint when tsk > –(n/2)T1 (or |tsk| < (n/2)T1). While for tsk< 
–(n/2)T1 (or |tsk| > (n/2)T1), inequality (26) follows the setup time constraint. Inequalities (30) and (31) are 
valid for hold time constraint. Whereas the delay insertion limit is obtained from inequalities (31) and (32),  
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–δ + thold + 2tj  –  tcq < ∆ < n/2 T1  + thold  –  2tj – tcq (34) 
 System subject to bi-directional communication and the orientation of the skew is known, (the 
maximum values of phase discrepancy is tsk ). This analysis is must be divided into two cases, when |tsk| 
< (n/2)T1, there is no possibility of hold time violation and hence only the worst case inequality of setup 
time constraint, inequality (21), is sufficient for the whole system.  
When this bidirectional system is subjected to (n/2)T1 < |tsk| < nT1, then both the hold time constraint and 
the setup time constraint have to be considered. Inequality (26) observes the worst case setup time 
constraint, whereas inequality (28) and (29) define the worst case hold time constraint. The worst case 
delay insertion value can be within the bounds shown in inequality (33).  
 System subject to bi-directional communication and the skew orientation is not known, (the 
maximum values are tsk+ and tsk–). As the maximum values of phase discrepancy is known, therefore it is 
known apriori that whether |tsk| is more than (n/2)T1 or not. If |tsk|<(n/2)T1, then, as analyzed in the case of 
bi-directional communication, inequality (21) describes the time period of the system and there is no 
possibility of hold time violation. When the system is subject to |tsk| > (n/2)T1, then, following an analysis 
similar to that performed for the conventional design under the identical condition, a set of rules are 
devised to find the maximum value of Δ that it can tolerate. Firstly, inequality (29) imposes the minimum 
value of Δ. Secondly, this minimum value of Δ is checked with inequality (32) to find out whether Δ, for a 
given set of conditions and T1,is within the bounds or not . Finally, the setup time constraint is checked for 
this minimum value of Δ using inequality (26-A), which in turn advise the designer about any requirement 
for incrementing the time period T1 to accommodate certain tsk. Inequality (26-A) is a modified form of 
inequality (26) provided below, 
nT1  > tcq + Δ + tSU + 2tj + δ  (26-A) 
 The above inequalities can be compared with their corresponding inequalities in the conventional design 
analysis, to estimate the benefits of the proposed design. This comparison is tabulated in Table I and II for 
uni-directional and bidirectional communication respectively.  From second column of Table I, it is 
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observed that inequality (21) and (26) of the proposed design and inequality (10) of the conventional 
design indicate worst case setup time constraint. Comparing these inequalities, it is found that the skew 
tolerance is increased in the proposed design in proportion to the number of interfacing registers n, up to 
n/2 times for zero cycle latency and up to n times for one cycle latency.  
Similarly, from the first column of Table I, it is observed that relation (33) for the proposed design and 
relation (17) for the conventional design show that the limit of delay insertion, to cope with hold time 
constraint, is increased in the proposed design. This increment is proportional to n/2. 
 Column1 of Table II leads to exactly the same result for setup and hold time violations as obtained by 
analyzing Table I. On the other hand column2 of Table II, which shows the results of bidirectional 
communication for unknown skew orientation, leads to similar results but via different inequalities.  
Another aspect on which the proposed design fares better is the requirement of delay insertion. Inequality 
(12) indicates that in the conventional design, delay insertion is required when,  
tsk+  > tcq  – 2tj – thold (35) 
whereas, in the proposed design, delay insertion is required only when tsk > (n/2)T1. It is known that in 
most digital systems to meet setup time constraint, tcq << T1, as can be seen in inequality (10) for example. 
Therefore, it is concluded that there is a substantial relaxation in timing budget to enable delay insertion 
with the proposed system. This relaxation is also proportional to n/2. 
 The time period of the proposed design can be estimated by using all the relevant relations, if |tsk|< 
(n/2)T1, 
T1=max(((tcq+Δ+tSU +2tj+tsk)/n), 
max(tSM + tMUX_D+tcq+tSU, tSEL + tMUX_S + tSU),(tcq  + tSU – tSM),(tSM +thold –tcq) )   (36) 
and if nT1 < |tsk| < (n/2)T1 
T1=max(((tcq+Δ +tSU +2tj+tsk)/n), 2/n(Δ+thold +  2tj + tcq), 
max(tSM + tMUX_D+tcq+tSU, tSEL + tMUX_S + tSU),(tcq  + tSU – tSM),(tSM +thold –tcq) )   (37) 
where, the first term is the generalized form of inequalites (26), (26-A) and (21),  second, third, fourth and 
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fifth term in (37) are directly taken from inequalities (32), (5), (3) and (4a), respectively. This equation can 
be compared with the similar expression for conventional design which is obtained from inequality (10-A) 
and (16) and shown as follows, 
T1 = max (tcq +Δ + 2tj  + tSU  + tsk, ∆  + 2t j + thold  + t cq)  (38) 
 The 1st term of equations (36), (37) and (38) contain tsk and it is likely in DSM designs that this term 
would dominate. Hence, comparison of these first terms shows that the proposed design may allow using 
local frequencies up to n times faster while meeting some predefined timing constraints.   
   
B. Faster sender module communicating with slower receiver module (frequencies are integer 
multiples)  
 The second case study is performed under the condition in which two modules are working at different 
frequencies, and the ratio of their frequencies is an integer. Such a case has two sub-classes: 
communication between Fast-to-Slow modules, denoted as F-to-S systems or designs, and communication 
between Slow-to-Fast modules, denoted as S-to-F systems or designs, as shown in Fig. 1. S-to-F and F-to-S 
variants of the proposed design may also act as parallel to serial and serial to parallel data conversion, 
respectively. These kinds of circuits are useful in the design of serializers and deserializers  (SERDES).  
In this subsection, communication between Fast-to-Slow modules, F-to-S system, is first studied. The 
same study can be applied for the reverse case to obtain S-to-F systems. Two variants of this method are 
proposed in the subsequent sub-sections. The first method proposes complete removal of Region C from 
Fig. 3a as shown in Fig. 6a. This method assumes that n IP RX registers, shown as RR(x) in Fig. 6a, are 
clocked at different phases to tolerate the skew. This proposed method is elaborated in sub-section III-B-1 
and called as F-to-S system–I. The second method proposes a change in the width of IP RX, along with an 
intermediate register module shown as RRIM in Fig. 7a. This proposed method is elaborated further in the 
sub-section III-B-2,  and called as F-to-S system–II. 
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1) Timing constraints in conventional and proposed F-to-S system–I  under Different contexts 
In conventional design schemes, if the sender module is n times faster than the receiver module, a F-to-S 
system, then the receiving module has to be designed such that it latches n data items at each receiving end 
(slower) clock cycle edge. Mathematically the frequency relationship between the terminating modules can 
be represented as: FS = nFR and fint = FR, and it implies that FS=1/T1, FR=1/T2 and n=T2/T1. The hardware 
implementation and expected waveform of conventionally implemented F-to-S systems is shown in Fig. 5a 
and Fig. 5b, respectively. A detailed analysis similar to the one presented in section III-A, was applied on 
conventional F-to-S systems. The timing constraints were obtained by assuming the data is traversing 
between IP TX to IP RX(X) via the Demultiplexer in Fig. 5a. The inequalities obtained for this design are 
summarized in table III. For simplicity, it is assumed in inequalities 39-45 in Table III that the 
Demultiplexer has the same delay in both selector to data output and data input to data output paths. Table 
III also shows the corresponding inequality obtained in section III-A to illustrate the similarity of these 
relations. 
The proposed interfacing mechanism and expected waveforms for F-to-S systems-I are respectively 
shown in Fig. 6a and Fig. 6b. A careful examination shows the similarity between Fig. 3a and Fig. 6a. The 
region A of Fig. 6a is almost identical to region A in Fig. 3a, with the exception of the introduction of the 
Demultiplexer and the corresponding Selector units in Fig. 6a. Region B is exactly the same in both cases. 
The clock phases applied to the interfacing registers are identical to the case described for Fig. 3a in section 
III-A-1.  
 The timing constraints on region A of the proposed F-to-S system-I can be expressed by replacing tcq 
with tcq + tDMUX in inequalities 3, 3a, 4 and 4a. A comparison of conventional and the proposed F-to-S 
system–I design under different contexts are shown in Table IV and V. These comparisons lead to the same 
conclusion as obtained in section III-A. Skew tolerance and relaxation in delay insertion requirement can 
be seen by comparing Conventional Design row of Table V with the two Proposed Design rows in Table 
V. This comparison shows that an overall improvement in skew tolerance is in proportion to (n/2)T1 for |tsk| 
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< (n/2)T1 and in proportion to nT1 for  (n/2)T1<|tsk|<nT1. Again utilizing the analysis provided in section 
III-A, time period of the proposed design, given in inequalities (36) and (37),can be compared with 
inequality (41), and which again leads to the conclusion that the operating frequency can be increased by 
up to n times with the proposed design. 
2) Timing constraints in conventional and proposed F-to-S system–II  under Different contexts 
 In the proposed F-to-S system–II it is considered that the slow receiver module is able to latch the data 
only once in the entire slow cycle nT1. Fig. 7a and 7b respectively show the proposed interfacing 
mechanism and expected waveforms for the proposed F-to-S systems–II. A careful inspection of Fig. 7a 
demonstrates that Region B of this design is identical to Fig. 3a, while Region A is identical to Fig. 6a. 
Region C of Fig. 7a is also comparable to Region C of Fig. 3a, where the Multiplexer of Fig. 3a is replaced 
by a wider width register RRIM and IP RX of Fig. 3a is replaced by a wide width IP RX in Fig. 7a.  
 Fig. 7b explains the expected waveform of this design. It can be seen that the phase adjustment in Region 
B leads to similar advantages as derived for the proposed F-to-S system–I. Due to the different nature of IP 
RX, a wide width register is required to latch the entire n data items at once at the receiving end, Region C. 
This requirement of IP RX put additional timing constraint at Region C. These local timing constraints are 
alleviated by the introduction of the intermediate register RRIM. This register latches half of the data items 
from the RR(x) interfacing registers, which in turn allows the designer n/2 different clock phases for 
clocking IP RX. In Fig. 7a and 7b the IP RX is clocked by RSMCLK(n/2), but if  Region C internal delay 
exceeds the duration T1 then this design allows IP RX to clock as late as RSMCLK(n-1) allowing a local 
Region C delay of n/2T1.   
 For performance comparison with the conventional design, the preceding analysis shown in Table IV and 
V are still valid. Region C delay equations can be easily found using a similar analysis, and it is not 
developed in detail due to its lesser significance. 
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3) Summary of the Advantages of the Proposed Design over Conventional Designs: 
The terminating Modules timing margins are virtually independent of the clock skew – As seen in 
section IV-A-1, inequalities 4 to 6 and 36 show that T1, the terminating-IP time period, is independent of 
the clock skew. A closer inspection identifies that the relaxation in T1 is directly proportional to the number 
of registers in each stage.  
 No possibility of clock-data delay mismatch – No clock signal needs to traverse the entire length of the 
data path. Therefore, there is no possibility of clock data delay mismatch, which is a major performance 
bottleneck Erreur ! Source du renvoi introuvable..  
 Skew Tolerance is increased – Inequalities (21) and (26) of the proposed design and inequality (10), 
shown in Table I, of the conventional design indicate worst case setup time constraints. Comparing these 
inequalities, it is found that the skew tolerance is increased in the proposed design in proportion to the 
number of interfacing registers n, up to n/2 times for zero-cycle latency and up to n times for one-cycle 
latency.  
Delay Insertion limit is increased – It is observed that relation (33) for the proposed design and relation 
(17) for the conventional design show that the limit of delay insertion, to cope with the hold time 
constraint, is increased in the proposed design. This increase is proportional to n/2.  
Relaxation in Delay Insertion – Inequality (17), in Table I, indicates that, in the conventional design, the 
worst case delay insertion is required when  
tsk+  > tcq  – 2tj – thold (35) 
whereas, in the proposed design, delay insertion is required only when tsk > (n/2)T1. It is known that, in 
most digital systems, to meet setup time constraint, tcq should be less than clock period or tcq << T1.  
Therefore, it can be concluded, after comparing delay insertion requirement for the proposed design with 
(35), that there is a substantial relaxation in timing budget to enable delay insertion with the proposed 
system. This relaxation is also proportional to n/2. 
 In summary, it can be observed that, when utilizing the interfacing registers, the terminating module 
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frequency becomes independent of the clock skew and this skew is completely absorbed in the interfacing 
registers. There was no delay matching requirement, as is the case in Erreur ! Source du renvoi 
introuvable.Erreur ! Source du renvoi introuvable.Erreur ! Source du renvoi introuvable.. 
IV. SIMULATION SETUP AND RESULTS 
In order to verify the validity of the proposed solution, detailed design and simulations were performed 
for the case explained in the section III-A, where two terminating modules are communicating at the same 
frequency.  Gate level synthesis, simulations and static timing analysis are performed for 0.18 micron 
TSMC CMOS process technology, using Synopsys’ Design Compiler (DC) [7], and Prime Time for static 
timing analysis [8]. This section describes the assumptions and simulation setup, along with the results and 
their comparison with the conventional synchronous designs. 
 Two different sub-cases are simulated. The first sub-case simulates the hardware implementation of the 
structure shown in Fig. 4a, which is a conventional design and does not contain any interfacing registers. 
The other sub-case simulates an example of the proposed hardware implementation shown in Fig. 3a. This 
simulated design example has four interfacing registers at each terminating end.  
  It can be seen in Fig. 8 that for a given skew value under unidirectional communication, when the system 
is subject to positive skew only, the proposed design with four interfacing registers at each stage can 
communicate at a higher frequency, compared to the conventional design. The proposed solution with four 
interfacing registers at each terminating end is called the Quadruple Bus Width (QBW) solution.  
 Initially, to keep the speed of terminating modules within practical limits, it is observed from gate level 
simulations that a very simple circuit, the TFF (Toggle Flip Flop),   can operate at a maximum frequency of 
approximately 500 MHz with the 0.18 micron TSMC CMOS process technology. Therefore, the maximum 
considered frequency for this technology is 500 MHz. In Fig. 8 it is shown that the conventional design can 
run up to 125 MHz, for a 7.5 nsec skew, whereas the proposed design allows the terminating modules to 
work at a frequency as high as 500 MHz for the same skew. This improvement in positive skew tolerance is 
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in accordance with the analytical study performed in section III-A. Here the skew is bounded by, n/2T1 < 
|tsk| < nT1; and the simulation results is within the limit provided by analytical inequality (25).  
 The second simulation result, as shown in Fig. 9, addresses the timing constraints associated with the 
unidirectional systems that are subject to a negative skew only. The simulation results show that with a 3.3 
nsec negative skew, a conventional design can work at a maximum frequency of 250 MHz, while the 
proposed design for the same skew can work at double the frequency, 500 MHz. This means QBW works 
two (n/2 = 4/2) times faster compared to conventional design for the same skew budget. This is in 
agreement with the analytical results obtained for the proposed design when |tsk| < (n/2)T1,  in  inequality 
21.  
Fig. 10 shows a third case where the bidirectional communication is simulated under the assumption that 
skew orientation is not known. Data points for conventional design are shown with the squares. Data points 
for QBW design are represented by diamonds. The simulation results in Fig. 10 for the zero clock cycle 
latency case show for a skew of 3.3 nsec, the terminating modules of the proposed design communicate at 
500 MHz, as compared to 142 MHz for conventional design under the same context. It can be noticed that 
3.3 nsec is less than (n/2)T1; hence the obtained frequency values are in compliance with inequality (10-A) 
for the conventional design and with inequality (21) for the proposed design. Similarly, the proposed 
design tolerates about 13.3 nsec of skew at the frequency of 142 MHz. This result is still within the limits 
of (n/2)T1 time duration, in compliance with the theory, and also shows a tolerance of  approximately  4 
times more skew than its conventional counterpart running at the same frequency.  
Designs explained in section III-B were also simulated, under similar design constraints. Due to the 
identical characteristics in region ‘B’ of the systems for all the three cases, the results of the simulation are 
almost exactly the same. These simulations further confirmed the analytical designs, but due to their 
identical nature, simulation results for the designs of section III-B are not shown separately. 
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V. PROTOTYPE IMPLEMENTATION AND BACK-ANNOTATED SIMULATION RESULTS 
Prototype implementations of the proposed designs were implemented using a Virtex-II Pro FPGA board 
from Xilinx. A gate-level HDL description was written for the proposed design shown in Fig. 3a. In this 
prototype implementation, a 3-bit binary counter is the (data generating) sender module, along with two 
stages of four interfacing registers and the receiver unit comprising a 4-to-1 Multiplexer and a receiver 
register. Fig. 11 shows the back-annotated simulation results of the design where the terminating modules 
are working at 250 MHz and the skew is negative and of 12 nsec amplitude, which is more that (n/2)T1. 
Both the design parameters are limited because of the FPGA technology used. Virtex-II Pro FPGA 
XC2VP30-7FF896 can run at a maximum clock frequency of 250 MHz under the slow model and at 320 
MHz under the fast model, when an internal clock of 100 MHz is used to synthesize frequencies through 
Digital Clock Managers (DCM) Erreur ! Source du renvoi introuvable.. Around 12 nsec is the maximum 
delay limit that can be introduced by this FPGA technology Erreur ! Source du renvoi introuvable.. 
Figure 12 shows a similar waveform for this solution with positive skew of about 12 nsec under the same 
operating frequency of the terminating modules. 
Figures 13 and 14 show the back-annotated simulated waveforms of the proposed F-to-S design described 
in Fig. 7a under the constraint of positive and negative skew, respectively.  It can be seen in the waveform 
that the sender module is working at 250 MHz and that the skew, in either orientation, is 12 nsec. It is 
shown that, with proper phase adjustment and interfacing registers, the data is safely latched at the receiver.  
Due to the limitation of the available oscilloscope, all the data signals can not be shown concurrently. The 
design chosen for demonstration purposes is shown in Fig. 7a where the output is slowed down to one 
fourth of the sender frequency. Fig. 15 shows a representative waveform of the prototype implementation. 
This figure demonstrates the case when the sender module is working at 350 MHz, which corresponds to a 
time period of 2.67 nsec. Note that, although the frequency limit according the manual is 320 MHz 
Erreur ! Source du renvoi introuvable., in practice it is seen that a relatively higher frequency, 350 
MHz., is achieved. This may be attributed to the fact that the system designed in this work does not exactly 
 30
match the loading criterion and the process parameters for which the value is reported in the design 
manual. As it is of lesser significance for our design goal, we did not investigate further on it.  
The phase shift or skew applied to this design is of magnitude 12 nsec in either orientation. This skew is 
chosen to observe the effect of skew of a magnitude |tsk| > (n/2)T1 on the proposed skew tolerant design. 
Two separate tests are performed for positive and negative skew, applying the same phase discrepancy 
magnitude.  
The three bit binary counter counts up to 7 and then resets to 0. Each set of three bits is called a count value 
in this paper. Therefore, the 3 bit counter has a total of 8 possible count values, from 000 to 111. The time 
to complete the counting from 000 to 111 and back to 000 is called a count cycle in this text. The top 
waveform of Fig. 15 represents the MSB (most significant bit) of the count values from one of the four 
sending-end interfacing registers. The second waveform from the top shows the MSB of the corresponding 
IPRX register at the receiving end. As the three bit counter is working four times faster than the 
corresponding receiver, and since, as explained above, each count cycle is performed in eight fast clock 
cycles, therefore, each receiving-end register holds two different count values in one count cycle. Each 
count value in the receiving end register lasts for four sending-end (faster) clock cycles. Therefore, the 
fastest transition that can be seen at the receiver end is one fourth of the faster clock cycle.  
It has been observed through the FPGA implementation, that the receiver register receives all the count 
values. Fig. 15 to 18 show the output of the first stage interfacing registers and compare them with the 
values latched in corresponding IPRX register. This experiment not only demonstrates the correct 
functionality at the maximum frequency that such an FPGA may work at, but also shows the phase 
difference. It is not possible to distinguish, in these waveforms, whether the skew is positive or negative 
(only the phase difference is shown) but the experiment is performed for both types of skew. The 
decreasing phase difference of IPRX with each of the interfacing register validates the functionality. The 
frequency of the analog waveform is measured to be 43.6 MHz, which is very close to (350/8) MHz. The 
delay between the two MSB waveforms ranges from 10 to 20 nsec, depending on the four different phases 
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used to clock the interfacing registers. Hence, overall this implementation shows that the proposed design 
scheme is able to retrieve all the data elements sent by the four-times faster sender module, along with a 
phase shift of more than (n/2)T1.  
VI.  CONCLUSION AND FUTURE WORK 
 This work shows that an all digital and completely synchronous solution may be adopted for IPs 
communicating in multiple clock domains and subject to severe phase discrepancies. Rather than a 
paradigm shift to asynchronous or other non-synchronous solutions, the synchronous solutions can be 
readily applied to the system and can be accommodated in the design flow with a far lesser effort. Different 
cases of multiple clock domains are addressed, including terminating modules communicating at same and 
integer-multiple frequencies. The timing constraints, for all the possible cases of the proposed solutions, 
have been established. It is observed that when the number of interfacing registers is increased, skew 
tolerance increases linearly. Gate level simulations were performed for different clock frequencies using 
TSMC 0.18 technology library. These results are in complete compliance with the analytical results. 
Comparison with conventional design shows, depending on the context, up to n/2 to n clock cycles of 
tolerance in skew budget. The best previously reported state-of-the-art FIFO based inter-module 
communication method [2] allows up to two clock cycles of skew tolerance, hence the proposed design is 
better in terms of skew tolerance. A prototype implementation of the proposed F-to-S system–I is 
performed using a FPGA, Virtex-II Pro from Xilinx, to help validating the concept and conforming the 
analytical results quantitatively.  It is observed that data sent from a 375 MHz  IP TX is safely received by 
the IPs running at one fourth  of that frequency, even though the experimental phase discrepancy was set up 
to 10 nsec which is  approximately nT1. This is in compliance with the analytical results obtained in section 
III for unidirectional communication. 
Qualitatively, the proposed method uses purely digital synchronous methodology, which is advantageous 
and desired in the industry as compared to the PLL based system that involves mixed signal components or 
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asynchronous interfaces.  
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Table I. Timing constraints for unidirectional communication between the terminating modules of 
conventional and proposed designs, running at same frequency  
 tsk > 0 tsk < 0 
Conventional Design 
T1  > tcq + 2tj + tSU – tsk+  (9) 
tcq   > tsk+ + 2tj + thold  (12) 
tsk+ + 2tj + thold –  tcq < ∆ <   T1 + tsk+ – 2t j – 
tSU – t cq (17) 
T1  > tcq + 2tj + tSU  + tsk–(10)    
tcq    > – tsk– + 2tj + thold (13) 
No requirement of any Δ insertion in this case 
 
Proposed Design 
 (|tsk| < (n/2)T1) 
(n/2) T1  > tcq + tSU + 2tj –  tsk+ (20) 
No hold time violations 
(n/2) T1  > tcq + tSU + 2tj + tsk– (21) 
No hold time violations 
Proposed Design 
((n/2)T1 < |tsk| < nT1) 
(3/2)nT1  > tcq + tSU + 2tj – δ  (25) 
tcq + Δ > δ + thold + 2tj (29) 
δ + thold + 2tj  – tcq < ∆ < n/2 T1  + thold  –  2tj 
– tcq (33) 
nT1  > tcq + tSU + 2tj + δ  (26) 
tcq + Δ > – δ + thold + 2tj (31) 
–δ + thold + 2tj   – tcq < ∆ < n/2 T1  + thold  –  2tj – 
tcq (34) 
 
Table II. Timing constraints for bidirectional communication between the terminating modules of 
conventional and proposed designs, running at same frequency (for known and unknown skew orientations) 
 
Bi-directional Communication with known skew 
orientation 
Bi-directional Communication with unknown 
skew orientation 
Conventional Design 
T1  > tcq + 2tj + tSU + tsk–(10) 
tsk+ + 2tj + thold –  tcq < ∆ < T1 + tsk+  
– 2tj – tSU – t cq (17) 
T1  > tcq +  Δ  + 2tj  + tSU  + tsk– (10-A) 
tsk+ + 2tj + thold – tcq < ∆ <  T1 – tsk– – 2t j – tSU – t cq
 (18) 
Proposed Design 
(|tsk| < (n/2)T1) 
(n/2) T1  > tcq + tSU + 2tj + tsk– (21) 
no hold time violation 
(n/2) T1  > tcq + tSU + 2tj + tsk– (21) 
no hold time violation 
Proposed Design 
((n/2)T1 < |tsk| < nT1) 
nT1  > tcq + tSU + 2tj + δ  (26) 
δ + thold + 2tj  – tcq < ∆ < n/2 T1  + thold  –  2tj – tcq
 (33) 
nT1  > tcq + Δ + tSU + 2tj + δ  (26-A) 
δ + thold + 2tj  – tcq < ∆ < n/2 T1  + thold  –  2tj – tcq
 (33) 
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Table III. A Summary of timing constraints for conventional F-to-S system-I, along with the corresponding 
inequalities of conventional design of Fig. 4a, i.e. when the terminating modules have same frequency 
 F-to-S conventional System shown in Fig. 5a Conventional Design shown in Fig. 4a 
Setup time constraint 
T1 + tsk > tcq + t DMUX + tSU + 2 tj (39) 
T1  > tcq  + tDMUX + 2tj  + tSU  – tsk+    ( tsk > 0) (40) 
T1  > tcq + tDMUX  + 2tj  + tSU  + tsk–       ( tsk < 0) (41) 
T1 + tsk > tcq  + 2tj  + tSU  (8) 
T1  > tcq + 2tj + tSU – tsk+ (9) 
T1  > tcq + 2tj + tSU  + tsk–  (10) 
Hold time constraint 
tcq + ∆ + t DMUX >  thold + 2 tj + t sk  (42) 
tcq + Δ + tDMUX   > tsk+ + 2tj + thold               (tsk > 0) (43) 
tcq+ Δ + tDMUX  > – tsk– + 2tj + thold      (tsk < 0) (44) 
tcq  > tsk + 2tj + thold  (11) 
tcq +Δ  > tsk+ + 2tj + thold   (14) 
tcq  +Δ  > – tsk– + 2tj + thold  (15) 
Delay insertion limit  ∆ < T1 + tsk – 2t j – thold  – t cq – tDMUX (45) ∆ < T1+ tsk – 2t j – tSU  – t cq (16) 
 
Table IV. Summery of timing constraints for conventional and proposed F-to-S system-I under 
unidirectional communication 
 tsk > 0 tsk < 0 
Conventional Design 
T1  > tcq  + tDMUX + 2tj  + tSU  – tsk+ (40) 
tcq + Δ + tDMUX   > tsk+ + 2tj + thold  (43) 
tsk+ + 2tj + thold –  tcq – tDMUX < ∆ <   T1 + tsk+   
– 2t j – thold – t cq  – tDMUX   (46) 
 
T1  > tcq + tDMUX  + 2tj  + tSU  + tsk– (41)    
tcq + tDMUX  > – tsk– + 2tj + thold  (44-A) 
No requirement of any Δ insertion in this case 
 
 
Proposed Design 
 (|tsk| < (n/2)T1) 
(n/2) T1  > tcq + tSU + 2tj –  tsk+ (20) 
No hold time violations 
(n/2) T1  > tcq + tSU + 2tj + tsk– (21) 
No hold time violations 
Proposed Design 
((n/2)T1 < |tsk| < nT1) 
(3/2)nT1  > tcq + tSU + 2tj – δ  (25) 
tcq + Δ > δ + thold + 2tj (29) 
δ + thold + 2tj  – tcq < ∆ < n/2 T1  + thold  –  2tj 
– tcq (33) 
nT1  > tcq + tSU + 2tj + δ  (26) 
tcq + Δ > – δ + thold + 2tj (31) 
–δ + thold + 2tj   – tcq < ∆ < n/2 T1  + thold  –  2tj – 
tcq (34) 
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Table V. Summary of timing constraints for conventional and proposed F-to – S system-I, bidirectional 
communication (with known and unknown skew orientations) 
 
Bi-directional Communication with known 
skew orientation 
Bi-directional Communication with unknown 
skew orientation 
Conventional Design 
T1  > tcq + tDMUX  + 2tj  + tSU  + tsk–-(40) 
tsk+ + 2tj + thold –  tcq – tDMUX < ∆ <   T1 + tsk+   
 – 2t j – thold – t cq  – tDMUX   (46) 
T1  > tcq + tDMUX  +  Δ  + 2tj  + tSU  + tsk– (41-A) 
tsk+ + 2tj + thold –  tcq – tDMUX < ∆ <   T1 – tsk–   
 – 2t j – thold – t cq  – tDMUX   (47) 
Proposed Design 
(|tsk| < (n/2)T1) 
(n/2) T1  > tcq + tSU + 2tj + tsk– (21) 
no hold time violation 
(n/2) T1  > tcq + tSU + 2tj + tsk– (21) 
no hold time violation 
Proposed Design 
((n/2)T1 < |tsk| < nT1) 
nT1  > tcq + tSU + 2tj + δ  (26) 
tcq + Δ > δ + thold + 2tj (29) 
δ + thold + 2tj  – tcq < ∆ < n/2 T1  + thold  –  2tj – tcq
 (33) 
nT1  > tcq + Δ + tSU + 2tj + δ  (26-A) 
δ + thold + 2tj  – tcq < ∆ < n/2 T1  + thold  –  2tj – tcq
 (33) 
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Figure 1. Possible inter-module communication methods 
 
 
Figure 2a. Elaboration of two IP modules with interfacing registers 
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Figure 2b. Elaboration of Interfacing register scheme for slow sender and fast receivers 
 
Figure 3a.  Hardware implementation of interfacing registers for the n modules with same frequency and 
bus-width (n assumed even here for simplicity) 
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   Figure 3b. Waveform representation of interfacing registers for the n modules with same frequency and 
bus-width (Arrows X, Y and Z, are showing one complete data path) 
 
Figure 4a. Conventional two register communication. Both registers are working with the same frequency 
but different phase relationship, due to skew caused by non-idealities of the clock tree network. 
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Figure 4b. Waveform representation of a conventional design subject to positive skew only 
 
     
Figure 4c. Waveform representation of a conventional design subject to negative skew only 
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Fig. 4d Elaboration of the proposed design for modules working at same frequency 
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Figure 5a. Hardware implementation of  F-to-S Conventional Design. 
 
Figure 5b. Waveform Representation of conventional design, with faster sender module and slower 
receiver module (F-to-S systems) 
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Figure 6a. Hardware implementation of Interfacing registers for the n modules with integer multiple 
frequencies. Faster sending module and slower receiving module (F-to-S system–I) 
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  Figure 6b. Waveform representation of Interfacing registers for the n modules with integer multiple 
frequencies. Faster sending module and slower receiving module (F-to-S system-I) 
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Figure 7a. . Hardware implementation of Interfacing registers for the n modules with integer multiple 
frequencies. Faster sending module and slower receiving module (F-to-S system–II) 
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Figure 7b. Waveform representation of Interfacing registers for the n modules with integer multiple 
frequencies. Faster sending module and slower receiving module (F-to-S system-II) 
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Figure 8. Simulation results showing effect on frequency with the increase in positive skew for 
unidirectional communication (QBW and Conventional Designs). 
 
0
100
200
300
400
500
600
3.3 5.3 7.3 9.3 11.3 13.3
Negative Skew in Nano Seconds
F
re
q
u
en
cy
 in
 M
H
z
QBW Conventional Design
 
    
Figure 9. Simulation results showing effect on frequency with the increase in positive skew for 
unidirectional communication. (QBW and Conventional Designs) 
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Figure 10. Bi-Oriented Skew vs. Frequency for Case A (QBW and Conventional Designs) 
Figure 11. Back Annotated Simulation Results using Xilinx Virtex II-Pro, for the proposed design shown in 
Fig. 3a, with terminating module working at 250 MHz. and a negative skew of 10 nsec, > (n/2)T1 
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Figure 12. Back Annotated Simulation Results using Xilinx Virtex II-Pro, for the proposed design shown in 
Fig. 3a, with terminating module working at 250 MHz. and a positive skew of 10 nsec, > (n/2)T1 
 
Figure 13. Back Annotated Simulation Results using Xilinx Virtex II-Pro, for the proposed design shown in 
Fig. 7a, with terminating module working at 250 MHz. and a negative skew of 10 nsec, > (n/2)T1 
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Figure 14. Back Annotated Simulation Results using Xilinx Virtex II-Pro, for the proposed design shown in 
Fig. 7a, with terminating module working at 250 MHz. and a positive skew of 10 nsec, > (n/2)T1 
 
Figure 15. Waveform of a prototype implementation of the proposed F-to-S system-I using 3 bit counter as 
an example. This experiment was performed using Xilinx Virtex-II Pro FPGA (XC2VP30-7FF896 ) 
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Figure 16. Waveform of a prototype implementation of the proposed F-to-S system-I using 3 bit counter as 
an example. This experiment was performed using Xilinx Virtex-II Pro FPGA (XC2VP30-7FF896 ) 
 
 
Figure 17. Waveform of a prototype implementation of the proposed F-to-S system-I using 3 bit counter as 
an example. This experiment was performed using Xilinx Virtex-II Pro FPGA (XC2VP30-7FF896 ) 
 
 
Figure 18. Waveform of a prototype implementation of the proposed F-to-S system-I using 3 bit counter as 
an example. This experiment was performed using Xilinx Virtex-II Pro FPGA (XC2VP30-7FF896 ) 
 

